(19) World Intellectual Property Organization International Bureau



1 (BB) 1 (BB)

(43) International Publication Date 22 June 2006 (22.06.2006)

PCT

(10) International Publication Number WO 2006/063485 Al

- (51) International Patent Classification: H03L 7/06 (2006.01)
- (21) International Application Number:

PCT/CN2004/001440

(22) International Filing Date:

13 December 2004 (13.12.2004)

(25) Filing Language:

English

(26) Publication Language:

English

- (71) Applicant (for all designated States except US): APEX-ONE MICROELECTRONICS LTD. [—/CN]; Building 18, No. 115, Lane 572 Bibo Road, Zhangjiang Hi-Tech Park, Shanghai 201203 (CN).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): MA, Qingjiang [CN/CN]; Room 202, No. 7, Lane 455 Fanghua Road, Shanghai 201204 (CN). GAO, James, Y. [CN/CN]; Room 1504, No. 5, Lane 366 Pucheng Road, Shanghai 200120 (CN). REN, Yongqing [CN/CN]; Room 501, No. 10, Lane 161 Rushan Road, Shanghai 200120 (CN).


- (74) Agent: KANGXIN PARTNERS, P.C.; Floor 16, Tower A, InDo Building, A48 Zhichun Road, Haidian District, Beijing 100098 (CN).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published

with international search report

[Continued on next page]

(54) Title: SYSTEM AND METHOD FOR CLOCK SIGNAL SYNCHRONIZATION



(57) Abstract: A system (101) for clock signal synchronization includes a data analyzer (104) and a synchronized clock signal generator (105) coupled to an RC oscillator (103). The data analyzer (104) generates a digital control signal representing the number of cycles of a reference signal of the RC oscillator (103) during an eight-bit period of an incoming token packet. The synchronized signal clock generator (105) uses the digital control signal to lock a clock signal to packets that have the same bit rate as the token packet.



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.